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Effect of Nanotopography in Direct Wafer Bonding:
Modeling and Measurements
K. T. Turner, S. M. Spearing, W. A. Baylies, M. Robinson, and R. Smythe
Abstract—Nanotopography, which refers to surface height vari-
ations of tens to hundreds of nanometers that extend across mil-
limeter-scale wavelengths, is a wafer geometry feature that may
cause failure in direct wafer bonding processes. In this work, the
nanotopography that is acceptable in direct bonding is determined
using mechanics-based models that compare the elastic strain en-
ergy accumulated in the wafer during bonding to the work of adhe-
sion. The modeling results are presented in the form of design maps
that show acceptable magnitudes of height variations as a func-
tion of spatial wavelength. The influence of nanotopography in the
bonding of prime grade silicon wafers is then assessed through a
combination of measurements and analysis. Nanotopography mea-
surements on three 150-mm silicon wafers, which were manufac-
tured using different polishing processes, are reported and ana-
lyzed. Several different strategies are used to compare the wafers
in terms of bondability and to assess the impact of the measured
nanotopography in direct bonding. The measurement and anal-
ysis techniques reported here provide a general route for assessing
the impact of nanotopography in direct bonding and can be em-
ployed when evaluating different processes to manufacture wafers
for bonded devices or substrates.
Index Terms—Direct bonding, microelectromechanical systems
(MEMS), nanotopography, silicon-on-insulator (SOI), wafer
bonding.
I. INTRODUCTION
D IRECT wafer bonding is a flexible semiconductor manu-facturing process that has become widely used in a range
of applications, including the fabrication of silicon-on-insulator
(SOI) substrates, microelectromechanical systems (MEMS),
and microelectronic devices. While the process offers many
benefits, such as high strength and high temperature stable
bonds, the process requires that tight flatness and roughness
tolerances be maintained on the wafers. Nanotopography [1],
which refers to variations of the front surface of the wafer that
extend over millimeter-scale wavelengths and typically have
a magnitude of tens to hundreds of nanometers, is one of a
range of variations that may lead to failure in direct bonding
processes. The development of robust bonding processes re-
quires that the impact of nanotopography on direct bonding be
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understood and that strategies exist to measure and quantify
its effect in bonding. The aim of the current work is to present
models to assess the effect of nanotopography in direct bonding
and to demonstrate how those models may be coupled with
measurements of nanotopography to compare and assess the
bondability of wafers.
The paper is structured as follows. First, previous work in di-
rect bonding and nanotopography is reviewed to demonstrate
the importance of flatness variations in direct bonding and to
provide insight into the typical magnitude of, the origins of, and
the metrology available to measure nanotopography. Then, an
elasticity solution, which allows the strain energy required to
bond two sinusoidally varying surfaces to be calculated, is re-
viewed. The solution is used to develop bonding maps that pro-
vide guidance as to the magnitude of nanotopography height
variations that are significant in direct bonding. Next, nanoto-
pography measurements of three silicon wafers that were man-
ufactured using different polishing processes are reported. The
measurements from the wafers are analyzed and compared to
one another and the results are then discussed as to the impact
that the measured nanotopography will have in direct bonding.
II. BACKGROUND
A. Direct Bonding
Direct wafer bonding is a two-step process that consists of
an initial room temperature bond to join the wafers and a sub-
sequent thermal anneal to strengthen the interface. Achieving
complete, void-free bonding in the room temperature step is
crucial and requires that the wafers be smooth, flat, and clean.
Flatness variations across a range of spatial wavelengths play a
role in bonding, but are tolerable if their magnitudes are suffi-
ciently small. Variations with the smallest spatial wavelengths,
which are referred to as roughness, can be accommodated in
the bonding process by the surface adsorbed species (i.e., water
molecules in hydrophilic bonding) [2]. Longer wavelength
variations, such as nanotopography (spatial wavelengths of
0.2–20 mm) and wafer-scale shape variations (i.e., bow and
warp), must be accommodated through elastic deformation of
the wafers. The effect of flatness variations that are accom-
modated elastically in the bonding process may be quantified
by comparing the strain energy associated with the elastic
deformation to the surface energy available to drive the bonding
process.
Two wafers that have initially different shapes due to geo-
metric variations will deform during the bonding process and
bond completely if the surface energy that is liberated during
bonding is greater than the strain energy required for the wafers
to deform to a common shape. Models that examine bonding
success using this approach have been reported in [3]–[7].
0894-6507/$20.00 © 2005 IEEE
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Turner and Spearing [6] proposed a bonding criterion for direct
wafer bonding using this energy balance approach
(1)
where is the change in strain energy per unit area of
bond front advance and is the work of adhesion. For two dis-
similar solids, the work of adhesion is ,
where , are the surface energies and is the interface
energy. The quantity is a function of the geometry and
elastic properties of the wafers and is determined by the type
and density of bonds on the bonding surfaces. This criterion is
convenient as it separates the geometry and elastic properties of
the wafers from the work of adhesion, which is a function of
the surface chemistry. The term may be related to mea-
surements of wafer geometry using analytical or computational
mechanics models. Models that connect wafer-scale shape vari-
ations to are given in [6] and [7], and a relation, based
on the solution in [5], that relates nanotopography to the strain
energy per unit area required is presented here in Section III.
While several models have been developed to examine bond-
ability in direct wafer bonding processes using energy based
approaches, there has been a limited amount of work demon-
strating how to connect the models to measurements of wafer
geometry. Examples of connecting the models to measurements
and experiments has been limited to demonstrations that thicker
wafers require better polishing processes in order for bonding
to be achieved, as is predicted by basic analytical models, [4].
The primary reason for this lack of coupling between models
and measurements has been that the traditional measures of
wafer geometry, such as total thickness variation (TTV), bow,
and warp, do not provide sufficient information to assess bond-
ability. The principal limitation of these measures is that they
provide no information about the spatial wavelength of the vari-
ations, which is a critical input in models such as those reported
in [4] and [5].
B. Nanotopography
Nanotopography has emerged as a significant factor in inte-
grated circuit fabrication with the introduction of chemical me-
chanical polishing (CMP) processes for shallow trench isolation
[8]. As a result, the metrology industry has introduced tools to
measure it, wafer manufacturers have made efforts to control it,
and standards have been developed for reporting it [1].
Numerous studies have been performed to characterize wafer
nanotopography, [9]–[14]. From these reports, it is evident that
height variations between 10 and 100 nm across spatial wave-
lengths of 0.2 to 20 mm are typical for standard silicon wafers.
Measurements on 200-mm wafers reported in [15] show that
peak-to-valley variations over a 20-mm wavelength may be as
large as 150 nm. The results reported in [15] also show that nan-
otopography amplitude and pattern depend to a large extent on
the polishing configuration (single side or double side) as well as
the details of the polishing process. The effects of different pol-
ishing and wafer mounting methods are discussed in [8], [12],
[16], and [17]. In general, DSP wafers tend to have less nan-
otopography than SSP wafers. This is the case because in true
DSP processes, where the wafers are free floating and both sides
are polished simultaneously, the topography of the back surface
does not get transmitted to and distort the front surface of the
wafer during polishing [17].
Measuring nanotopography is challenging due to the large
lateral areas that must be imaged while achieving subnanometer
vertical resolution. Several specialized systems have been de-
veloped for measuring nanotopography, including scanning
laser systems as well as interferometric systems that use a
white light halogen source [18]. In the nanotopography studies
discussed above, 200- and 300-mm wafers have been measured
using a commercial laser scanning system (ADE SQM), [19],
as well as a commercial white light interferometric system
(ADE Phase-Shift Nanomapper), [10], [13]–[15]. A system
that uses a Schack–Hartman wavefront sensor has also been
reported [20]. While no specific measurement technique is
specified in the nanotopography standard [1], interferometric
systems, which allow for large area measurements to be ac-
quired rapidly, appear to be the method of choice at the current
time for characterizing full wafer nanotopography on 200- and
300-mm silicon wafers.
III. MECHANICS MODELING
The critical quantity when assessing the effect of flatness vari-
ations that are accommodated through elastic deformation is
the strain energy required per unit area of bond front advance,
. When bonding two surfaces with arbitrary topogra-
phies, which may make contact at several points, it is difficult
to define a single bond front to calculate as has been
done in the case of wafer-scale shape variations in [6]. Thus,
when examining the effect of nanotopography on bonding, the
change in strain energy per change in bond area, , over
a reference area is considered rather than .
To evaluate for nanotopography, a model that allows
the strain energy to be calculated as a function of the surface
geometry is required. Yu and Suo [5] presented a model in the
context of direct bonding that allows the strain energy required
to deform two wafers to close a sinusoidal varying gap at the
interface (Fig. 1) to be calculated. The solution given by Yu
and Suo is valid across the nanotopography range examined in
the current work, assuming that the surface height variations
are small compared to the wafer thickness (0.5–1 mm). This
assumption is reasonable as the typical nanotopography height
variations are on the order of 10–100 nm (Section II-B).
A schematic of the cross section of the model geometry con-
sidered in [5] is shown in Fig. 1(a) and a three-dimensional map
of the model surface is shown in Fig. 1(b). The gap at the in-
terface that must be closed through elastic deformation during
bonding as a function of the spatial coordinates and can be
expressed as
(2)
The strain energy per unit area required to close this gap is [5]
(3)
where and are the thicknesses of the layers, and are
the wavelength and amplitude of the surface topography, and
are the plane strain moduli of the wafers [ ,
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Fig. 1. Schematic of the model surface. (a) Two-dimensional cross section.
(b) Three-dimensional surface plot [5].
is the Young’s modulus, and is the Poisson’s ratio], and the
function is
(4)
In the case where the wafers have the same elastic properties
and equal thickness , (3) reduces to
(5)
The effect of surface topography on bonding may be more
clearly understood by creating maps using (5) that show com-
binations of amplitude and wavelength that are bondable (as-
suming no other flatness variations are present) for a given work
of adhesion. Figs. 2 and 3 are two examples of such maps. Com-
binations of wavelength and amplitude that fall below the lines
are bondable while those that fall above are not.
Fig. 2 provides guidance on acceptable amplitude and wave-
length combinations for various values of work of adhesion
when bonding two standard 150-mm silicon wafers (
m, GPa, ). Given that
typical values of work of adhesion in silicon wafer bonding are
on the order of 1 to 100 mJ/m (hydrophobic and hydrophilic
bonding, [21]) and that wafer shape variations typically result
in a strain energy per unit area of 1–100 mJ/m [6], the 1 mJ/m
bound in Fig. 2 is a good reference to determine a lower bound
on the range of nanotopography that will play a role in direct
bonding. With this consideration, it is seen that at wavelengths
of 1 and 10 mm, height variations that are greater than 5 and
90 nm, respectively, would result in nanotopography having an
important effect in direct bonding. Given the typical values of
Fig. 2. Bonding map showing U=A as a function of wavelength and
amplitude for standard thickness 150-mm-diameter silicon wafers.
Fig. 3. Bonding map showing the effect of wafer thickness.
nanotopography reported in previous work, it is reasonable to
expect that nanotopography may be a contributing factor in di-
rect bonding failures.
The map shown in Fig. 3 demonstrates the importance of
wafer thickness when considering nanotopography effects in
bonding. At the longer spatial wavelengths ( 3 mm) in the nan-
otopography range, bonding difficulty increases with the cube
of thickness, the same scaling observed with wafer-scale shape
variation effects in bonding [6]. At spatial wavelengths less than
1 mm, the strain energy required to achieve bonding is inde-
pendent of wafer thickness. This result suggests that moving to
thinner wafers will facilitate bonding if longer wavelength nan-
otopography variations are present, but will not yield any ben-
efit if shorter wavelength variations are the source of bonding
problems.
IV. MATERIAL AND MEASUREMENTS
The nanotopography of (100) 150-mm-diameter silicon
wafers that were manufactured using three different polishing
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TABLE I
SUMMARY OF WAFERS MEASURED
processes were measured. The polishing processes are: (A)
single side fine polish, (B) double side rough polish, and (C)
double side fine polish. The single-side fine polish process used
to produce wafer (A) is the same as that used to produce com-
mercially available prime grade 150-mm silicon wafers. The
three wafers and their total thickness variations are summarized
in Table I.
Nanotopography was measured using a large area Fizeau in-
terferometer that provided comparable resolution to specialized
nanotopography metrology tools, but allowed greater flexibility
in handling 150-mm wafers. Specifically, a vertically mounted
(downward looking) Zygo Verifire AT Fizeau interferometer
with a Ring of Fire illumination system [22] was used. The
system had a 6-in aperture with an adjustable zoom setting that
allowed the size of the imaging area to be set. The camera reso-
lution was fixed at 776 576 pixels, thus, the zoom setting de-
termined the size of the measurement area as well as the spatial
resolution. A zoom setting which resulted in a spatial resolution
of 108.8 m and a measurement area of 84.4 mm 62.6 mm
was used for all measurements. This setting allowed height vari-
ations with spatial wavelengths down to 0.22 mm (based on
a Nyquist consideration) to be measured while also providing a
sufficiently large measurement area after filtering to permit sta-
tistically significant information on longer wavelength height
variations to be obtained. To ensure that the nanotopography
measurements obtained would be representative of the surface
geometry during direct bonding, the wafers were not mounted
to a chuck and were simply rested on a 6-in-diameter reference
flat in a horizontal orientation during all measurements.
Long spatial wavelength height variations typically obscure
the nanotopography features of interest in raw measurements
obtained via interferometric systems. As such, a high-pass fil-
tering routine is required to isolate the spatial wavelengths of
interest. Filtering has been used in all nanotopography measure-
ments reported and the selection of filtering techniques has been
investigated [23]. The preferred method of filtering reported
in [23] and specified in SEMI M43 [1] is a high-pass double
Gaussian filter. The double Gaussian filter effectively removes
the long wavelength variations without significantly attenuating
the height of features in the range of interest.
The nanotopography of the surfaces was isolated from the
raw measurements through the process shown in Fig. 4. The
raw measurement (84.4 mm 62.6 mm), which was centered
on the wafer, was first cropped to a 60-mm square analysis
area [Fig. 4(a)]. A third-order best fit polynomial was then re-
moved from the measurement [Fig. 4(b)] and the resulting sur-
face was filtered using a high-pass double Gaussian filter with a
10-mm cutoff. The filtered data was cropped to a 40-mm circle
[Fig. 4(c)] in order to remove nonphysical edge effects that re-
sult from the filtering process. This postprocessing was per-
formed externally using a custom MATLAB script.
Fig. 4. Process used to isolate the nanotopography features from the raw
measurements [data shown is that for wafer (C)]. (a) Raw measurement.
(b) Surface after overall form was removed. (c) Final data after filtering with a
10 mm high-pass double Gaussian filter and cropping to remove edge effects.
V. RESULTS AND DISCUSSION
Nanotopography measurements obtained for the three wafers
are shown in Fig. 5. The nanotopography height variations ob-
served are in the low end of the range of values reported in the
previous studies reviewed in Section II-B. This is likely due to
the fact that a double Gaussian filter with a 10-mm cutoff, rather
than the more common 20-mm cutoff, was used because of the
limited size of the measurement area. The maps shown in Fig. 5
allow clear differences between the three wafers to be identified.
The surface height variations of wafer (C) are smaller than those
of wafers (A) and (B). The maps also show that the dominant
wavelength of the height variations on the DSP wafers, wafers
(B) and (C), are less than that on the SSP, wafer (A).
A quantitative comparison between the three wafers may be
obtained by examining the power spectral densities (PSDs) of
the surfaces. The PSDs are particularly relevant in the current
context as they provide information about both the amplitude
and wavelength of the height variations on the surfaces. The
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Fig. 5. Nanotopography height maps of the three wafers: wafer (A) SSP fine
polish, wafer (B) DSP rough polish, and wafer (C) DSP fine polish. Each map
is 40 mm in diameter and is centered on the wafer.
PSDs for the three wafers are shown in Fig. 6. The PSDs were
obtained by estimating the PSD along line scans in the and
directions (369 scans in and each) and then averaging.
The results shown in Fig. 6 show that wafer (B) has the largest
PSD and that the magnitudes of the PSDs of wafers (A) and (C)
are similar to one another. As the amplitude of the different fre-
quency components of the surface scales with the PSD, it can be
concluded from Fig. 6 that wafer (B) would be the most difficult
of the three to bond. It is not straightforward though to identify
Fig. 6. Power spectral densities of the nanotopography of three wafers.
Fig. 7. Root mean square of the height variations over a frequency band
0.09 mm wide versus the mean frequency in the band for each wafer.
whether (A) or (C) has a better nanotopography for bonding as
their PSDs cross at a spatial frequency of 0.3 mm .
Quantities that are linearly proportional to the amplitude of
the height variations provide a more direct route than the PSDs
to connect the nanotopography measurements to bondability
through the model presented in Section III. Integrating the
power spectral density across a specified frequency band
( to ), allows the mean square value of the height variations
within that frequency band to be estimated [24]
(6)
Using (6), the root mean square (rms) of the height variations,
, as a function of spatial wavelength was calculated
from the PSDs shown in Fig. 6 over adjacent frequency bands
0.09 mm wide. The rms values as a function of the mean
frequency in each band are plotted in Fig. 7. The plot displays
a similar trend to the PSD plot in Fig. 6 and provides a measure
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Fig. 8. Normalized U=A resulting from nanotopography for the three
wafers.
of the amplitude of the height variations as function of spatial
wavelength.
The measurements shown in Fig. 5 clearly reveal that the sur-
face height variations of the wafers are not sinusoidal in na-
ture, which is different from that in the model in Section III.
However, to obtain a better understanding of how the three sur-
face topographies relate to bonding, it is assumed that the gen-
eral scaling with spatial wavelength and amplitude given by the
model holds for these surfaces. Using (5) and taking the thick-
ness and elastic properties as m,
GPa, , the for each point in
Fig. 7 was calculated and normalized by the maximum value of
observed across the three wafers. Fig. 8, which shows
the relative of the three wafers as a function of spatial
frequency, allows the difference in bonding difficulty between
the wafers to be quantified. Fig. 8 shows that wafer (C) would
be the easiest to bond, wafer (A) would be slightly more diffi-
cult, and wafer (B) would be the hardest. This result confirms the
conclusion drawn from the PSDs that wafer (B) has the least de-
sirable nanotopography and also allows the difference between
(A) and (C) to be discerned.
The importance of the measured nanotopography in direct
bonding can be assessed by comparing the of the sur-
faces to the contributions of other flatness variations and typical
values of work of adhesion. Estimating for the wafers
is not trivial, as the surfaces have height variations at multiple
wavelengths and the model presented in Section III is for a sinu-
soidally varying surface with a single wavelength. An approach
was considered in which the real surfaces could be represented
as a summation of sinusoidal components using Fourier decom-
position and the could then be calculated by linear
superposition of the displacements in the model, as suggested
in [5]. While this approach is reasonable, accommodating the
phase information of each Fourier component in the superposi-
tion scheme is not straightforward and makes implementing this
approach difficult. As a result, an alternative approach, in which
the strain energy for a reference sinusoidal surface that has an
amplitude and wavelength similar to that of the actual surface,
was used to estimate .
The goal of the reference surface analysis was to establish
an upper bound on for the nanotopography measured
in this work. As such, wafer (B), which has the least desirable
topography in terms of bonding, was used to determine the ge-
ometry of the reference surface. To ensure that the full range
of spatial wavelengths was examined, reference surfaces were
created from the measurement of wafer (B) processed with fil-
ters at three different cutoff wavelengths, and
mm. The wavelengths for the reference surfaces were estimated
by examining the height maps of wafer (B) and measuring the
distance between peaks on the surface. It was determined that
a conservative estimate (i.e., a shorter wavelength that results
in a higher ) of the dominant wavelength on the sur-
face was . The surface height values have a normal dis-
tribution and the mean was set to zero during data reduction,
thus the standard deviation provides a measure of the ampli-
tude of the height variations on the surface. The peak to valley
height of the reference surface was set to , as 99.96% of
the height values are expected to fall within . Fig. 9
shows a comparison between the reference surface determined
from the data filtered with a 10-mm cutoff and the measurements
of the three wafers. The values were calculated for the
reference surfaces using (5) and taking m,
GPa, . The properties of the
reference surfaces and the corresponding values are
listed in Table II.
The values for the three reference surfaces are
relatively small compared to typical values of work of adhe-
sion in silicon–silicon direct wafer bonding. For a standard
hydrophilic bonding process, the work of adhesion is on the
order of 100 mJ/m , while in hydrophobic bonding the work of
adhesion is typically between 1 and 10 mJ/m [21]. Nanotopog-
raphy features in the range observed here should clearly not be
a concern in hydrophilic bonding processes as the work of ad-
hesion is much larger than the . Even at the low end of
the range of work of adhesion values reported for hydrophobic
bonding, the that results from the nanotopography
observed here is at most a quarter of the work of adhesion. The
importance of the nanotopography can further be assessed by
comparing its effect to that of other types of flatness variations.
Wafer-scale shape variations, such as bow and warp, and etch
patterns can lead to values of tens of mJ/m [6], which
are much larger than the values resulting from the
nanotopography measured here. In addition, slight increases
in fine scale surface roughness have been shown to reduce the
effective work of adhesion in bonding by more than a factor
of two [2]. These comparisons suggest that the effect of the
nanotopography measured in this work on bonding is small.
The values given in Table II are clearly estimates,
though the reference surfaces were chosen conservatively such
that the values calculated provide an upper bound on the effect
of nanotopography in bonding. The polishing process used to
produce wafer (A) is the same as that used to produce commer-
cially available 150-mm prime grade silicon wafers. Given that
the nanotopography of wafer (A) is considerably smaller than
that of the reference surface used to calculate , nanoto-
pography should clearly not be an important factor in bonding
150-mm prime grade silicon wafers. Furthermore, the fact that
none of the polishing processes yielded a nanotopography with
a that is large relative to typical values of work of
Authorized licensed use limited to: UNIVERSITY OF SOUTHAMPTON. Downloaded on July 1, 2009 at 12:46 from IEEE Xplore.  Restrictions apply.
TURNER et al.: EFFECT OF NANOTOPOGRAPHY IN DIRECT WAFER BONDING 295
Fig. 9. Comparison between the measurements of the wafers and the reference surface: (a) wafer (A), (b) wafer (B), (c) wafer (C), and (d) the reference surface.
TABLE II
PROPERTIES OF REFERENCE SURFACES AND CORRESPONDINGU=A
adhesion or other flatness variations, suggests that various pro-
cesses can yield wafers with suitable nanotopography for direct
bonding.
VI. SUMMARY
The effect of wafer nanotopography with spatial wavelengths
from 0.2–10 mm in direct bonding has been investigated. A
model that can be used to predict the strain energy required
to bond wafers with nanotopography height variations on the
surface was reviewed and used to develop bonding maps. It
was concluded from the maps that at wavelengths of 1 and
10 mm, height variations of 5 and 90 nm are required for
nanotopography to have an influence in direct bonding. The
nanotopography of silicon wafers, which were manufactured
using three different polishing processes that resulted in dif-
ferent nanotopographies, were measured. The height variations
observed were relatively small—less than 20 nm from peak
to valley across wavelengths of 10 mm. Spectral analysis was
performed on the surfaces and coupled to an elasticity model
which allowed the relative bondability of the three wafers to be
assessed. Finally, an upper bound on was estimated
based on the measurements of the wafers. The estimate suggests
that, in this case, the contribution of nanotopography to the
overall strain energy required to bond two wafers is relatively
small.
While the nanotopography of the wafers measured in
these experiments was determined to have a small effect in
silicon–silicon bonding, this may not be true for the nanotopog-
raphy of wafers manufactured using other polishing processes
or in bonding processes where the work of adhesion is sig-
nificantly lower than that of silicon–silicon bonding. When
developing polishing processes for wafers that will be joined
using direct bonding processes, it is important to ensure that the
nanotopography will not significantly affect the bondability,
as was observed here. This work provides an example of how
this may be done. The measurement and analysis techniques
described are general and provide a route for characterizing
nanotopography and relating the measurements to bondability.
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